The goal of this project is to reduce the power performance ratio within data-centres by improving the usability and usefulness of FPGAs, embedded CPU (eCPU), GPUs and multi/manycore accelerators in high-performance and low-power heterogeneous computing servers. We target applications between traditional super computing tasks (where huge amount of man-power can be spent for manual algorithm optimization) and general purpose data-centre applications (which have to run as they are w/o any optimization for hardware acceleration).The consortium consists of partners from embedded systems and high-performance computing domains. We will combine our experiences in automatic software-to-hardware synthesis and hardware-software co-design from the embedded systems world with the hardware and application experience from the high-performance computing world.The project focus will be on a) setting up a flexible server hardware system, offering a user-constrainted amount of CPUs, eCPUs, FPGAs, GPUs and multi/manycore processors; b) setting up a software development environment, easing up computing resources co-programming adapted fromexisting tools and runtime management techniques from the embedded system domain and leveraging state-of-the-art middle-ware communication and execution frameworks from the HPC domain; and c) demonstrate the effectiveness of both hardware and software environments from FiPS outputs with real world applications at four HPC application partners.